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Abstract—In this letter, we report on the fabrication and char-
acterization of titanium dioxide (TiO2 )-based resistive RAM
(ReRAM) cointegration with 380 μm-height Cu through-silicon
via (TSV) arrays for programmable 3-D interconnects. Nonvolatile
resistive switching of Pt/TiO2/Pt thin films is first characterized
with a resistance ratio up to five orders of magnitude. Then, coin-
tegration of Pt/TiO2/Pt or Pt/TiO2 memory cells on 140 and
60 μm diameter Cu TSVs is fabricated. Repeatable nonvolatile
bipolar switching of the ReRAM cells is demonstrated for differ-
ent structures.
Index Terms—Memristive systems, memristor, resistive RAM
(ReRAM), titanium dioxide (TiO2 ), through-silicon via (TSV),
3-D integration.
I. INTRODUCTION
THE KEY reason of the historical CMOS success lies withthe exponential increase of device density that the silicon
industry kept true for more than 40 years while reducing the
unit cost of ICs. Recently, the pace of scaling has slowed down
due to approaching fundamental limits at the device level. On
one hand, researchers are striving to obtain more performant cir-
cuits by focusing on improvement of the Front-End-of-the-Line
technology, for instance, innovating materials, device structures,
and introducing novel state variables [1] for computation. On
the other hand, the Back-End-of-the-Line technology is also
addressed, as the interconnect delay is a limiting factor of semi-
conductor system integration. In this respect, there is a steadily
increasing interest in 3-D wafer/chip stacking solutions utiliz-
ing through-silicon vias (TSVs) [1], as well as in reconfigurable
interconnect fabrics.
Considering new device technologies, the recent realization
of Stanley Williams’ memristor [2] [also classified as resistive
RAM (ReRAM)] based on metal–insulator–metal structures,
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gave new push to solid-state research for logic and memory
applications that can be implemented into the Back-End-of-
the-Line technology. For instance, ultradense crossbar memris-
tive memory arrays can be made thanks to the compactness of
the two-terminal junction [3]. The physical realization of the
memristor, whose behavior was postulated by Chua [4] and
generalized by Chua and Kang [5] for memristive devices and
systems, offers a completely new set of possibilities for logic
operations [6].
In this letter, the authors demonstrate the cointegration of
TSVs with ReRAM stacks, offering a new path for repro-
grammable 3-D chip routing. Moreover, the authors report on
several device schemes that show different write/erase voltage
windows, suggesting a new way for programmable 3-D chip
interconnects.
II. FABRICATION
A. Planar ReRAM Devices
First, high resistivity p-type (NA ≈ 1015 atoms/cm2) bulk-
Si wafers are prepared by 500 nm thermal oxidation in H2O
atmosphere. Then, the deposition of the resistive switching ma-
terials is performed by sputtering of Pt/TiO2/Pt layers with
270/80/270 nm thicknesses, respectively. A conceptual picture
is shown in Fig. 1(a). The top electrode area of 100μm ×
100μm were patterned by standard lithography and etched by
the ion milling technique. The etching step reveal the bottom
Pt electrode, which can be now accessed for electrical measure-
ments.
B. TSV Devices
The resistive switching materials were integrated with TSVs
producing two different devices.
1) 140μm TSV diameter in 380-μm thick wafer, using the
Pt/TiO2/Pt memory stack.
2) 60μm TSV diameter in 380-μm thick wafer, using the
Cu/TiO2/Pt memory stack. The relatively thin wafer is
needed due to TSV aspect ratio limitation.
The TSVs are fabricated using the same process in both the
cases. A standard optical lithography is used to define the TSV
openings. The lithographic step is followed by through-wafer
etch, RCA wafer cleaning, and thermal oxidation in water at-
mosphere to grow a 3-μm thick oxide. A 750-nm thick Cu layer
is sputtered on the backside of the wafer and the TSVs are filled
using Cu electroplating. At this step, the seed layer remains on
the back of the wafer and the TSV create a positive topography
on the front side.
1536-125X/$26.00 © 2011 IEEE
IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 11, NO. 1, JANUARY 2011 9
Fig. 1. (a) Concept image of planar ReRAM made of the Pt/TiO2/Pt stack.
(b) Concept image of the ReRAM–TSV using the Pt/TiO2/Pt programmable
fuse. (c) Concept image of the ReRAM–TSV using the Cu/TiO2/Pt pro-
grammable fuse.
1) TSV With Pt/TiO2/Pt ReRAM: For the first type of de-
vices, once the TSVs are fabricated, the front side of the wafer is
processed with the chemical mechanical polishing (CMP) tech-
nique to form a flat surface. The Pt/TiO2/Pt stack is sputtered
with layer thicknesses 270/80/270 nm, accordingly. A concept
picture of the fabricated structure can be seen in Fig. 1(b).
2) TSV With Cu/TiO2 /Pt ReRAM: For the second type of
devices, the wafer is polished using the CMP technique on both
sides to remove the seed layer and to planarize the surfaces.
Cu was, then, cleaned using an NH4 : H2SO4 etching solution
at room temperature for 10 min. Then, the wafer was loaded
into a vacuumed sputtering chamber and a TiO2/Pt layer was
deposited with thicknesses of 80 and 270 nm, respectively. Cu
of the TSV is acting as the bottom electrode of the ReRAM [see
Fig. 1(c)]. Equivalent electrical schematics and the photograph
of the devices in a cleaved substrate are shown in Fig. 2(a) and
(b), respectively.
III. ELECTRICAL CHARACTERIZATION
Electrical measurements were carried out with an HP4156A
semiconductor parameter analyzer and cascade probe station un-
der dark conditions. For electrical contacts, standard tungsten
needles with 15μm apex diameter were placed on the top elec-
trode area very softly, since the dependence of the switching on
needle pressure has been observed, similarly to the observation
of local pressure-modulated conductance with atomic force mi-
croscopy tips [7]. Then, double I–V dc sweeps have been used to
investigate the resistive switching behavior. In all the cases, the
Fig. 2. (a) Equivalent electrical schematic of the TSV with ReRAM memory
elements (denoted by the switch and the “ideal” memory element M). (b) Re-
constructed 3-D photograph of the TSV–Cu/TiO2/Pt device stack. The die
is cleaved to reveal the TSV and the ReRAM stack deposited on top.
bipolar switching mechanism with different write/erase window
and resistance states has been observed. The measured electrical
parameters are summarized in Table I.
A. Planar ReRAM Devices
First, the planar Pt/TiO2/Pt devices are characterized and
it showed stable and repeatable bipolar switching behavior be-
tween 10Ω and 1MΩ read or measured at +1V (see Fig. 3).
Originally, the devices are in the high-resistance state (HRS).
By sweeping from negative to positive voltages the devices hold
the HRS until a SET transition to a low-resistance state (LRS)
occurs at +1.8V. After the SET event, the voltage sweep contin-
ues until +2V and, then, move back toward the negative-voltage
region. When −1.3V is reached, the device is RESET to the
original HRS state. An HRS to LRS ratio of about five orders
of magnitude is read at +0.5V.
B. TSV–Pt/TiO2/Pt Devices
Next, TSV–Pt/TiO2/Pt devices with the same layer thick-
nesses are measured, showing resistance switching below±1V
(see Fig. 4). This voltage reduction is attributed to a larger sur-
face roughness of the films deposited on the TSVs, which would
lead to a denser electric field at the hillocks, as well as to surface
states acting as dopants for the TiO2 [8]. Similar to the planar
ReRAM case, the devices are originally in the HRS, and bipolar
resistive switching is obtained. Nevertheless, the SET condition
is found to be only +0.6V, while the RESET voltage is mea-
sured at−0.5V. Using a reading voltage of +0.2V, an HRS of
2MΩ and LRS of 666Ω, with the resistance ratio of 3000 are
measured.
C. TSV–Cu/TiO2/Pt Devices
Since the programming voltages also depend on the current
density that can flow into the switching element, a different
approach that limits the current flux is investigated. As the elec-
trode material influences the Schottky barrier contact with the
10 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 11, NO. 1, JANUARY 2012
TABLE I
OBTAINED RERAM ELECTRICAL PARAMETERS FOR DIFFERENT DEVICES
Fig. 3. Resistive switching through I–V sweeps for planar Pt/TiO2/Pt
devices.
Fig. 4. Resistive switching through I–V sweeps using the TSV–Pt/TiO2/Pt
programmable fuse.
TiO2 layer [9], [10], which is an n-type semiconductor, an al-
ternative device is obtained by depositing TiO2 and Pt directly
on top of the Cu–TSV. Thus, thanks to a larger Schottky barrier
height at the Cu–TiO2 interface, a larger programming window
is obtained (see Fig. 5). The SET and RESET voltage positions
are now reversed with respect to the other devices, as the Cu has
been used as the top electrode. An HRS of 500MΩ and LRS of
5 kΩ are read at +1V.
Fig. 5. Resistive switching through I–V sweeps using the
TSV–Cu/TiO2/Pt programmable fuse.
IV. CONCLUSION
In this study, Pt/TiO2/Pt obtained by standard sputtering
techniques on oxidized Si wafers showed stable bipolar resistive
switching without the need of a forming step and with the LRS to
HRS resistance ratio up to five orders of magnitude. The device
is successfully integrated on top of 140 and 60μm TSV arrays
either in the full Pt/TiO2/Pt stack or using the Cu as the top
electrode, demonstrating different write/erase voltage windows.
The cointegration of ReRAM stacks with TSVs is envisaged as
a new and compact solution for programmable/reconfigurable
3-D chip interconnects.
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